top of page
Logo PNG for dark background.png

© 2024 by Move2THz Consortium  

Privacy and cookies policy

chipsju-pink.png
co-funded.png

ACKNOWLEDGMENT: Move2THz is supported by the Chips Joint Undertaking and its members, including the top-up funding by National Authorities under Grant Agreement n° 101139842.

โ€‹

Funded by the European Union. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union or the granting authority. Neither the European Union nor the granting authority can be held responsible for them.

Photos © Christophe LEPETIT

Exploring the Future: Interviews with Move2THz PhD Students #2

In this interview, Mr. Moussa Cissรฉ, a PhD researcher at IMS โ€“ Laboratory for the Integration from Material to Systems (University of Bordeaux, France), shares insights into his doctoral research and its connection to the Move2THz project. His work focuses on advancing Indium-Phosphide (InP) double heterojunction bipolar transistors (DHBTs), a crucial technology for enabling next-generation mobile communications, including 6G. We also discuss the technical challenges he faces working on the project, his professional growth, and the broader opportunities in the semiconductor industry, particularly in the field of sub-THz communications.

Q: ๐‘ช๐’‚๐’ ๐’š๐’๐’– ๐’…๐’†๐’”๐’„๐’“๐’Š๐’ƒ๐’† ๐’š๐’๐’–๐’“ ๐’…๐’๐’„๐’•๐’๐’“๐’‚๐’ ๐’“๐’†๐’”๐’†๐’‚๐’“๐’„๐’‰ ๐’•๐’๐’‘๐’Š๐’„/๐’‚๐’“๐’†๐’‚ ๐’‚๐’๐’… ๐’‰๐’๐’˜ ๐’Š๐’• ๐’“๐’†๐’๐’‚๐’•๐’†๐’” ๐’•๐’ ๐’•๐’‰๐’† ๐‘ด๐’๐’—๐’†2๐‘ป๐‘ฏ๐’› ๐’‘๐’“๐’๐’‹๐’†๐’„๐’•?
A: My doctoral research focuses on โ€œOn-wafer RF characterization of Indium-Phosphide (InP) double heterojunction bipolar transistors (DHBTs)โ€ through a collaboration with both III-V Lab and ETH-Zurich. This work aligns closely with the objectives of the Move2THz project, which seeks to leverage the high-frequency capabilities of InP technology and combine it with the large-scale integration potential of silicon platforms to enable the next generation of mobile communications (6G). Then, the InP device characterization represents an indispensable step, which intends to extract key parameters such as fT (transition frequency) and fmax (maximum oscillation frequency), essential metrics for building compact models that facilitate the design of high-performance RF circuits.

Q: ๐‘พ๐’‰๐’‚๐’• ๐’‘๐’†๐’“๐’”๐’๐’๐’‚๐’๐’๐’š ๐’Š๐’๐’”๐’‘๐’Š๐’“๐’†๐’… ๐’š๐’๐’– ๐’•๐’ ๐’•๐’‚๐’Œ๐’† ๐’•๐’‰๐’† ๐’„๐’‰๐’‚๐’๐’„๐’† ๐’•๐’ ๐’˜๐’๐’“๐’Œ ๐’๐’ ๐’•๐’‰๐’†๐’”๐’† ๐’•๐’†๐’„๐’‰๐’๐’๐’๐’๐’ˆ๐’Š๐’†๐’” ๐’‚๐’๐’… ๐’๐’ ๐’•๐’‰๐’Š๐’” ๐’‘๐’“๐’๐’‹๐’†๐’„๐’•?
A: I have always been fascinated by the potential of high-frequency semiconductor technologies. InP, in particular, due to its exceptional electron mobility and high breakdown voltage, making it ideal for high-speed and high-power applications (RF & mmW). I am excited to work on this project for its ambition to contribute to the European leadership in 6G technologies by addressing the challenges of sub-THz communication.

Q: ๐‘พ๐’‰๐’Š๐’„๐’‰ ๐’๐’“๐’ˆ๐’‚๐’๐’Š๐’”๐’‚๐’•๐’Š๐’๐’ ๐’‚๐’“๐’† ๐’š๐’๐’– ๐’˜๐’๐’“๐’Œ๐’Š๐’๐’ˆ ๐’˜๐’Š๐’•๐’‰ ๐’๐’ ๐’•๐’‰๐’† ๐‘ด๐’๐’—๐’†2๐‘ป๐‘ฏ๐’› ๐’‘๐’“๐’๐’‹๐’†๐’„๐’•? ๐‘ช๐’‚๐’ ๐’š๐’๐’– ๐’…๐’†๐’”๐’„๐’“๐’Š๐’ƒ๐’† ๐’š๐’๐’–๐’“ ๐’“๐’๐’๐’† ๐’˜๐’Š๐’•๐’‰๐’Š๐’ ๐’•๐’‰๐’† ๐’•๐’†๐’‚๐’Ž ๐’‚๐’๐’… ๐’š๐’๐’–๐’“ ๐’‘๐’“๐’Š๐’Ž๐’‚๐’“๐’š ๐’“๐’†๐’”๐’‘๐’๐’๐’”๐’Š๐’ƒ๐’Š๐’๐’Š๐’•๐’Š๐’†๐’”?
A: I am working in the โ€œModel for Circuitโ€ team, which is included in the โ€œCircuit Designโ€ research group in the IMS Laboratory (Integration from Material to System). My role in the team mainly concerns the RF characterization of InP devices, focusing on the extraction of their high-frequency performance metrics (fT, fmax) and high-frequency noise parameters. I am also responsible for the design of RF test structures by using EM simulation predictive capabilities and low-noise amplifier (LNA) circuit block design as demonstrators for sub-THz applications.

Q: ๐‘พ๐’‰๐’ ๐’…๐’ ๐’š๐’๐’– ๐’„๐’๐’๐’๐’‚๐’ƒ๐’๐’“๐’‚๐’•๐’† ๐’˜๐’Š๐’•๐’‰ ๐’Ž๐’๐’”๐’• ๐’๐’‡๐’•๐’†๐’, ๐’‚๐’๐’… ๐’˜๐’‰๐’‚๐’• ๐’…๐’๐’†๐’” ๐’•๐’‰๐’‚๐’• ๐’„๐’๐’๐’๐’‚๐’ƒ๐’๐’“๐’‚๐’•๐’Š๐’๐’ ๐’๐’๐’๐’Œ ๐’๐’Š๐’Œ๐’†?
A: I collaborate frequently with researchers and professors who are experts in RF characterization. While I perform a significant portion of my work independently, particularly the experimental and simulation aspects, this independence is complemented by regular discussions and feedback sessions with team members to ensure alignment with the broader objectives of the Move2THz project.

Q: ๐‘พ๐’‰๐’‚๐’• ๐’”๐’‘๐’†๐’„๐’Š๐’‡๐’Š๐’„ ๐’•๐’†๐’„๐’‰๐’๐’Š๐’„๐’‚๐’ ๐’๐’“ ๐’‘๐’“๐’๐’‡๐’†๐’”๐’”๐’Š๐’๐’๐’‚๐’ ๐’”๐’Œ๐’Š๐’๐’๐’” ๐’‰๐’‚๐’—๐’† ๐’š๐’๐’– ๐’…๐’†๐’—๐’†๐’๐’๐’‘๐’†๐’… ๐’•๐’‰๐’“๐’๐’–๐’ˆ๐’‰ ๐’•๐’‰๐’Š๐’” ๐’‹๐’๐’ƒ?
A: On-wafer RF characterization of active and passive devices, S-parameter measurement, high frequency noise measurement, Passive test structures design and modelling, EM simulation and RF/mmW circuits design.

Q: ๐‘พ๐’‰๐’‚๐’• ๐’‰๐’‚๐’” ๐’ƒ๐’†๐’†๐’ ๐’•๐’‰๐’† ๐’ƒ๐’Š๐’ˆ๐’ˆ๐’†๐’”๐’• ๐’„๐’‰๐’‚๐’๐’๐’†๐’๐’ˆ๐’† ๐’Š๐’ ๐’š๐’๐’–๐’“ ๐’“๐’๐’๐’† ๐’”๐’ ๐’‡๐’‚๐’“, ๐’‚๐’๐’… ๐’‰๐’๐’˜ ๐’…๐’Š๐’… ๐’š๐’๐’– ๐’‚๐’…๐’…๐’“๐’†๐’”๐’” ๐’Š๐’•?
A: One of the challenges I have encountered is the accurate extraction of RF performance parameters (such as fT and fmax) from the measurement datas, particularly at high frequencies. To address this, I optimized the de-embedding techniques used during on-wafer measurements, and refined the design of test structures to minimize parasitic effects (inductances and capacitances). This iterative process ensures more reliable data and models for circuit design.

Q: ๐‘บ๐’†๐’Ž๐’Š๐’„๐’๐’๐’…๐’–๐’„๐’•๐’๐’“ ๐’•๐’†๐’„๐’‰๐’๐’๐’๐’๐’ˆ๐’Š๐’†๐’” ๐’†๐’—๐’๐’๐’—๐’† ๐’“๐’‚๐’‘๐’Š๐’…๐’๐’š. ๐‘ฏ๐’๐’˜ ๐’…๐’ ๐’š๐’๐’– ๐’”๐’•๐’‚๐’š ๐’–๐’‘๐’…๐’‚๐’•๐’†๐’… ๐’˜๐’Š๐’•๐’‰ ๐’๐’†๐’˜ ๐’‚๐’…๐’—๐’‚๐’๐’„๐’†๐’Ž๐’†๐’๐’•๐’”?
A: To stay informed about advancements in semiconductor technologies, I regularly read articles from journals like IEEE, participate in seminars and workshops organized by IMS Laboratory, work on open source projects related to semiconductors technologies, and follows industry leadersโ€™ social medias.

Thank you for your thoughtful responses, Mr. Moussa Cissรฉ. We wish you continued success with your research!

bottom of page